

# 3 $\Omega$ , 4-/8-Channel Multiplexers in Chip Scale Package

# ADG758/ADG759

#### **FEATURES**

1.8 V to 5.5 V Single Supply
±2.5 V Dual Supply
3 Ω ON Resistance
0.75 Ω ON Resistance Flatness
100 pA Leakage Currents
14 ns Switching Times
Single 8-to-1 Multiplexer ADG758
Differential 4-to-1 Multiplexer ADG759
20-Lead 4 mm × 4 mm Chip Scale Package
Low Power Consumption
TTL-/CMOS-Compatible Inputs
For Functionally Equivalent Devices in 16-Lead TSSOP
Package, See ADG708/ADG709

#### **APPLICATIONS**

Data Acquisition Systems Communication Systems Relay Replacement Audio and Video Switching Battery-Powered Systems

#### **GENERAL DESCRIPTION**


The ADG758 and ADG759 are low voltage, CMOS analog multiplexers comprising eight single channels and four differential channels, respectively. The ADG758 switches one of eight inputs (S1–S8) to a common output, D, as determined by the 3-bit binary address lines A0, A1, and A2. The ADG759 switches one of four differential inputs to a common differential output as determined by the 2-bit binary address lines A0 and A1. An EN input on both devices is used to enable or disable the device. When disabled, all channels are switched OFF.

Low power consumption and an operating supply range of 1.8 V to 5.5 V make the ADG758 and ADG759 ideal for battery-powered, portable instruments. All channels exhibit break-before-make switching action preventing momentary shorting when switching channels.

These switches are designed on an enhanced submicron process that provides low power dissipation yet gives high switching speed, very low ON resistance and leakage currents. ON resistance is in the region of a few ohms and is closely matched between switches and very flat over the full signal range. These parts can operate equally well as either multiplexers or demultiplexers and have an input signal range that extends to the supplies.

The ADG758 and ADG759 are available in 20-lead chip scale packages.

#### FUNCTIONAL BLOCK DIAGRAMS



#### PRODUCT HIGHLIGHTS

- 1. Small 20-Lead 4 mm × 4 mm Chip Scale Packages (CSP).
- 2. Single/Dual Supply Operation. The ADG758 and ADG759 are fully specified and guaranteed with 3 V and 5 V single-supply and ±2.5 V dual-supply rails.
- 3. Low  $R_{ON}$  (3  $\Omega$  Typical).
- 4. Low Power Consumption (<0.01  $\mu$ W).
- 5. Guaranteed Break-Before-Make Switching Action.

#### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# $ADG758/ADG759 — SPECIFICATIONS^1 \ (v_{DD} = 5 \ v \ \pm \ 10\%, \ v_{SS} = 0 \ v, \ \text{GND} = 0 \ v, \ \text{unless otherwise noted.})$

	B Version			
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		$0~\mathrm{V}$ to $\mathrm{V}_{\mathrm{DD}}$	V	
ON Resistance (R <sub>ON</sub> )	3	O V to VDD	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA};$
Or Resistance (RON)	4.5	5	$\Omega$ max	Test Circuit 1
ON Resistance Match Between	1.5	0.4	$\Omega$ typ	rest offett i
Channels ( $\Delta R_{ON}$ )		0.8	$\Omega$ max	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$
ON Resistance Flatness $(R_{FLAT(ON)})$	0.75	0.0	$\Omega$ typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$ $V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$
OTV Resistance Flatness (RFLAT(ON))	0.19	1.2	$\Omega$ max	VS = 0 V to VDD, 1DS = 10 IM1
LEAKAGE CURRENTS				$V_{\rm DD}$ = 5.5 V
Source OFF Leakage I <sub>S</sub> (OFF)	$\pm 0.01$		nA typ	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$
	±0.1	$\pm 0.3$	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.01		nA typ	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$
	±0.1	$\pm 0.75$	nA max	Test Circuit 3
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	$\pm 0.01$		nA typ	$V_D = V_S = 1 \text{ V}$ , or 4.5 V, Test Circuit 4
	±0.1	±0.75	nA max	
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	V max	
Input Current				
$I_{INL}$ or $I_{INH}$	0.005		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
0 5: 11 0		$\pm 0.1$	μA max	
C <sub>IN</sub> , Digital Input Capacitance	2		pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>				
t <sub>TRANSITION</sub>	14		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; Test Circuit
		25	ns max	$V_{S1} = 3 \text{ V/0 V}, V_{S8} = 0 \text{ V/3 V}$
Break-Before-Make Time Delay, t <sub>D</sub>	8		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
(FN)	1.4	1	ns min	$V_S = 3 \text{ V}$ ; Test Circuit 6
$t_{ON}$ (EN)	14	0.5	ns typ	$R_L = 300 \Omega, C_L = 35 pF$
(END)	7	25	ns max	$V_S = 3 \text{ V}$ ; Test Circuit 7
$t_{OFF}$ (EN)	7	10	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
Change Injection	±2	12	ns max	$V_S = 3 V$ ; Test Circuit 7
Charge Injection	±3		pC typ	$V_S = 2.5 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$ Test Circuit 8
Off Isolation	-60		dB typ	$R_{I} = 50 \Omega, C_{I} = 5 pF, f = 10 MHz$
	-80		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz;$
			, , , , , , , , , , , , , , , , , , ,	Test Circuit 9
Channel-to-Channel Crosstalk	-60		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz$
	-80		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Test Circuit 10
-3 dB Bandwidth	55		MHz typ	R <sub>L</sub> = 50 $\Omega$ , C <sub>L</sub> = 5 pF; Test Circuit 11
C <sub>S</sub> (OFF)	13		pF typ	f = 1  MHz
$C_S(OFF)$ $C_D(OFF)$	15		br. ryb	1 - 1 1/1112
ADG758	85		pF typ	f = 1 MHz
ADG758 ADG759	42		pF typ	f = 1  MHz f = 1  MHz
$C_D, C_S(ON)$	12		pr typ	1 - 1 1/11/12
ADG758	96		pF typ	f = 1  MHz
ADG758 ADG759	48		pF typ	f = 1  MHz f = 1  MHz
POWER REQUIREMENTS			rJr	$V_{DD} = 5.5 \text{ V}$
	0.001		μA typ	$V_{DD} = 5.5 \text{ V}$ Digital Inputs = 0 V or 5.5 V
$I_{\mathrm{DD}}$	0.001	1.0	μΑ typ μΑ max	Digital inputs – 0 v of 3.3 v
		1.0	µга шах	

-2-

NOTES

Specifications subject to change without notice.

REV. A

<sup>&</sup>lt;sup>1</sup>Temperature range is as follows: B Version: −40°C to +85°C.

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

# $\label{eq:continuous} \textbf{SPECIFICATIONS}^{1} \ \, (\textbf{V}_{\text{DD}} = 3 \ \textbf{V} \ \pm \ 10\%, \ \textbf{V}_{\text{SS}} = 0 \ \textbf{V}, \ \textbf{GND} = 0 \ \textbf{V}, \ \text{unless otherwise noted.})$

	B Version				
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH Analog Signal Range ON Resistance $(R_{ON})$ ON Resistance Match Between Channels $(\Delta R_{ON})$	8 11	0 V to V <sub>DD</sub> 12 0.4 1.2	$V$ $\Omega$ typ $\Omega$ max $\Omega$ typ $\Omega$ max	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA};$ Test Circuit 1 $V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$	
LEAKAGE CURRENTS				$V_{\rm DD} = 3.3 \text{ V}$	
Source OFF Leakage $I_S$ (OFF)  Drain OFF Leakage $I_D$ (OFF)  Channel ON Leakage $I_D$ , $I_S$ (ON)	$\pm 0.01$ $\pm 0.1$ $\pm 0.01$ $\pm 0.1$ $\pm 0.1$ $\pm 0.01$ $\pm 0.01$	±0.3 ±0.75 ±0.75	nA typ nA max nA typ nA max nA typ nA max nA typ nA max	$V_S = 3 \text{ V/1 V}, V_D = 1 \text{ V/3 V};$ Test Circuit 2 $V_S = 3 \text{ V/1 V}, V_D = 1 \text{ V/3 V};$ Test Circuit 3 $V_S = V_D = 1 \text{ V or 3 V};$ Test Circuit 4	
DIGITAL INPUTS					
Input High Voltage, $V_{\mathrm{INH}}$ Input Low Voltage, $V_{\mathrm{INL}}$ Input Current		2.0 0.8	V min V max		
I <sub>INL</sub> or I <sub>INH</sub>	0.005	±0.1	μΑ typ μΑ max	$V_{\rm IN} = V_{\rm INL}$ or $V_{\rm INH}$	
C <sub>IN</sub> , Digital Input Capacitance	2		pF typ		
DYNAMIC CHARACTERISTICS <sup>2</sup>					
t <sub>TRANSITION</sub>	18	30	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; Test Circuit 5 $V_{S1} = 2 V/0 V$ , $V_{S2} = 0 V/2 V$	
Break-Before-Make Time Delay, t <sub>D</sub>	8	1	ns typ ns min	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ $V_S = 2 \text{ V}$ ; Test Circuit 6	
$t_{ON}$ (EN)	18	30	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ $V_S = 2 \text{ V}$ ; Test Circuit 7	
t <sub>OFF</sub> (EN)  Charge Injection	±3	15	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 pF$ $V_S = 2 V$ ; Test Circuit 7 $V_S = 1.5 V$ , $R_S = 0 \Omega$ , $C_L = 1 nF$ ;	
Charge injection	1 1 1		pC typ	Test Circuit 8	
Off Isolation	-60 -80		dB typ dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Test Circuit 9	
Channel-to-Channel Crosstalk	-60 -80		dB typ dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Test Circuit 10	
−3 dB Bandwidth	55		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Test Circuit 11	
$C_S$ (OFF) $C_D$ (OFF)	13		pF typ	f = 1 MHz	
ADG758 ADG759 $C_D$ , $C_S$ (ON)	85 42		pF typ pF typ	f = 1 MHz f = 1 MHz	
ADG758 ADG759	96 48		pF typ pF typ	f = 1 MHz f = 1 MHz	
POWER REQUIREMENTS $I_{\mathrm{DD}}$	0.001	1.0	μΑ typ μΑ max	V <sub>DD</sub> = 3.3 V Digital Inputs = 0 V or 3.3 V	

REV. A -3-

¹Temperature ranges are as follows: B Version: −40°C to +85°C.

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

# ADG758/ADG759-SPECIFICATIONS1

**DUAL SUPPLY** ( $V_{DD} = +2.5 \text{ V} \pm 10\%$ ,  $V_{SS} = -2.5 \text{ V} \pm 10\%$ , GND = 0 V, unless otherwise noted.)

	B Vers	sion		
_		−40°C		
Parameter	+25°C	to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		$ m V_{SS}$ to $ m V_{DD}$	V	
ON Resistance (R <sub>ON</sub> )	2.5		$\Omega$ typ	$V_S = V_{SS}$ to $V_{DD}$ , $I_{DS} = 10$ mA;
	4.5	5	$\Omega$ max	Test Circuit 1
ON Resistance Match Between		0.4	$\Omega$ typ	
Channels ( $\Delta R_{ON}$ )		0.8	$\Omega$ max	$V_S = V_{SS}$ to $V_{DD}$ , $I_{DS} = 10$ mA
ON Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.6	1.0	$\Omega$ typ	$V_S = V_{SS}$ to $V_{DD}$ , $I_{DS} = 10$ mA
		1.0	Ω max	
LEAKAGE CURRENTS				$V_{DD} = +2.75 \text{ V}, V_{SS} = -2.75 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01		nA typ	$V_S = +2.25 \text{ V/}-1.25 \text{ V}, V_D = -1.25 \text{ V/}+2.25 \text{ V};$
	±0.1	$\pm 0.3$	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.01		nA typ	$V_S = +2.25 \text{ V/}-1.25 \text{ V}, V_D = -1.25 \text{ V/}+2.25 \text{ V};$
	±0.1	$\pm 0.75$	nA max	Test Circuit 3
Channel ON Leakage $I_D$ , $I_S$ (ON)	±0.01		nA typ	$V_S = V_D = +2.25 \text{ V/}-1.25 \text{ V}$ ; Test Circuit 4
	±0.1	$\pm 0.75$	nA max	
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>		1.7	V min	
Input Low Voltage, V <sub>INL</sub>		0.7	V max	
Input Current				
I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
		$\pm 0.1$	μA max	
C <sub>IN</sub> , Digital Input Capacitance	2		pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>				
t <sub>TRANSITION</sub>	14		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; Test Circuit 5
TRINSTITON		25	ns max	$V_S = 1.5 \text{ V/0 V}$ ; Test Circuit 5
Break-Before-Make Time Delay, t <sub>D</sub>	8		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$
• -		1	ns min	$V_S = 1.5 \text{ V}$ ; Test Circuit 6
$t_{ON}$ (EN)	14		ns typ	$R_L = 300 \Omega, C_L = 35 pF$
		25	ns max	$V_S = 1.5 \text{ V}$ ; Test Circuit 7
$t_{OFF}$ (EN)	8		ns typ	$R_L = 300 \Omega, C_L = 35 pF$
		15	ns max	$V_S = 1.5 \text{ V}$ ; Test Circuit 7
Charge Injection	±3		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$
				Test Circuit 8
Off Isolation	-60		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz$
	-80		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz;$
	60		ID .	Test Circuit 9
Channel-to-Channel Crosstalk	-60		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$
	-80		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
2 dP Pandwidth	55		МЦ +	Test Circuit 10
−3 dB Bandwidth C <sub>S</sub> (OFF)	55 13		MHz typ pF typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Test Circuit 11 f = 1 MHz
$C_{\rm S}$ (OFF) $C_{\rm D}$ (OFF)	15		рг тур	
ADG758	85		pF typ	f = 1 MHz
ADG759	42		pF typ	f = 1  MHz
$C_D$ , $C_S$ (ON)	12		pr typ	1 1 1/11/2
ADG758	96		pF typ	f = 1 MHz
ADG759	48		pF typ	f = 1  MHz
			FJP	
POWER REQUIREMENTS	0.001		11 / 4	V <sub>DD</sub> = +2.75 V
$I_{\mathrm{DD}}$	0.001	1.0	μA typ	Digital Inputs = 0 V or 2.75 V
ī	0.001	1.0	μA max	V - 2.75 V
${ m I}_{ m SS}$	0.001	1.0	μA typ	$V_{SS} = -2.75 \text{ V}$ Digital Inputs = 0 V or 2.75 V
		1.0	μA max	Digital Iliputs – U v or 2.75 v

NOTES

<sup>&</sup>lt;sup>1</sup>Temperature range is as follows: B Version: -40°C to +85°C.

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

$(T_{\Lambda}$	=	25°C.	unless	otherwise	noted.	)

Chip Scale Package,	
$\theta_{JA}$ Thermal Impedance	C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	15°C
Infrared (15 sec)	20°C

#### NOTES

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>2</sup>Overvoltages at EN, A, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

#### **CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG758/ADG759 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Table I. ADG758 Truth Table

A2	A1	A0	EN	Switch Condition
X	X	X	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8


X = Don't Care

Table II. ADG759 Truth Table


A1	A0	EN	ON Switch Pair
X	X	0	NONE
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

X = Don't Care

#### **PIN CONFIGURATIONS**



NC = NO CONNECT EXPOSED PAD TIED TO SUBSTRATE, V<sub>SS</sub>



NC = NO CONNECT EXPOSED PAD TIED TO SUBSTRATE, V<sub>SS</sub>

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADG758BCP	-40°C to +85°C	20-Lead Chip Scale Package (CSP)	CP-20
ADG759BCP	-40°C to +85°C	20-Lead Chip Scale Package (CSP)	CP-20

REV. A -5-

#### **TERMINOLOGY**


 $V_{\mathrm{DD}}$ Most Positive Power Supply Potential  $V_{SS}$ Most Negative Power Supply in a dual-supply application. In single-supply applications, this should be tied to ground at the device. Ground (0 V) Reference **GND** S Source Terminal. May be an input or output. D Drain Terminal. May be an input or output. ΙN Logic Control Input Ohmic Resistance between D and S R<sub>ON</sub> Flatness is defined as the difference between the maximum and minimum value of ON resistance as measured over  $R_{FLAT(ON)}$ the specified analog signal range. Source Leakage Current with the Switch OFF I<sub>S</sub> (OFF) I<sub>D</sub> (OFF) Drain leakage Current with the Switch OFF  $I_D$ ,  $I_S$  (ON) Channel Leakage current with the Switch ON  $V_D(V_S)$ Analog Voltage on Terminals D, S C<sub>S</sub> (OFF) OFF Switch Source Capacitance. Measured with reference to ground. C<sub>D</sub> (OFF) OFF Switch Drain Capacitance. Measured with reference to ground.  $C_D, C_S(ON)$ ON Switch Capacitance. Measured with reference to ground. Digital Input Capacitance  $C_{IN}$ Delay Time measured between the 50% and 90% points of the digital inputs and the switch ON condition when **t**TRANSITION switching from one address state to another.  $t_{ON}$  (EN) Delay Time between the 50% and 90% points of the EN digital input and the switch ON condition. Delay Time between the 50% and 90% points of the EN digital input and the switch OFF condition. toff (EN) OFF Time measured between the 80% points of both switches when switching from one address state to another. topen Off Isolation A measure of unwanted signal coupling through an OFF switch. Crosstalk A measure of unwanted signal which is coupled through from one channel to another as a result of parasitic capacitance. Charge A measure of the glitch impulse transferred from the digital input to the analog output during switching. Injection On Response The Frequency Response of the ON Switch. On Loss The Loss Due to the ON Resistance of the Switch

 $V_{INL}$ Maximum Input Voltage for Logic "0" Minimum Input Voltage for Logic "1"  $V_{INH}$  $I_{INL}(I_{INH})$ Input Current of the Digital Input


Positive Supply Current  $I_{DD}$  $I_{SS}$ Negative Supply Current

> REV. A -6-


# **Typical Performance Characteristics—ADG758/ADG759**




TPC 1. ON Resistance as a Function of  $V_D \left( V_S \right)$  for Single Supply




TPC 2. ON Resistance as a Function of  $V_D$  ( $V_S$ ) for Dual Supply




TPC 3. ON Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Single Supply



TPC 4. ON Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Single Supply




TPC 5. ON Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Dual Supply




TPC 6. Leakage Currents as a Function of  $V_D$  ( $V_S$ )


REV. A -7-




TPC 7. Leakage Currents as a Function of  $V_D$  ( $V_S$ )




TPC 8. Leakage Currents as a Function of  $V_D$  ( $V_S$ )




TPC 9. Leakage Currents as a Function of Temperature



TPC 10. Leakage Currents as a Function of Temperature




TPC 11. Supply Current vs. Input Switching Frequency




TPC 12. OFF Isolation vs. Frequency


-8- REV. A



TPC 13. Crosstalk vs. Frequency




TPC 14. ON Response vs. Frequency




TPC 15. Charge Injection vs. Source Voltage

REV. A \_9\_


# **Test Circuits**




Test Circuit 1. ON Resistance




Test Circuit 3. I<sub>D</sub> (OFF)




Test Circuit 2.  $I_S$  (OFF)



Test Circuit 4. I<sub>D</sub> (ON)




Test Circuit 5. Switching Time of Multiplexer, t<sub>TRANSITION</sub>




-10-

Test Circuit 6. Break-Before-Make Delay, t<sub>OPEN</sub>

REV. A




Test Circuit 7. Enable Delay, t<sub>ON</sub> (EN), t<sub>OFF</sub> (EN)




\*SIMILAR CONNECTION FOR ADG759


Test Circuit 8. Charge Injection



Test Circuit 9. OFF Isolation



Test Circuit 10. Channel-to-Channel Crosstalk



Test Circuit 11. Bandwidth


#### **Power-Supply Sequencing**

When using CMOS devices, care must be taken to ensure correct power-supply sequencing. Incorrect power-supply sequencing can result in the device being subjected to stresses beyond the maximum ratings listed in the data sheet. Digital and analog inputs should always be applied after power supplies and ground. For single-supply operation,  $V_{\rm SS}$  should be tied to GND as close to the device as possible.

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

# 20-Lead Chip Scale Package (CP-20)



# **Revision History**

Location	Page
Data Sheet changed from REV. 0 to REV. A.	
Edits to General Description section	1
Undate Outline Drawings	12